Guided self-assembly of Au nanocluster arrays electronically coupled to semiconductor device layers

Jia Liu
School of Chemical Engineering, Purdue University, West Lafayette, Indiana 47907

Takhee Lee
Department of Physics, Purdue University, West Lafayette, Indiana 47907

D. B. Janes, B. L. Walsh, M. R. Melloch, and J. M. Woodall
School of Electrical and Computer Engineering and NSF MRSEC for Technology Enabling Heterostructure Materials, Purdue University, West Lafayette, Indiana 47907

R. Reifenberger
Department of Physics, Purdue University, West Lafayette, Indiana 47907

R. P. Andres
School of Chemical Engineering, Purdue University, West Lafayette, Indiana 47907

We report the controlled deposition of close-packed monolayer arrays of \(~5\)-nm-diam Au clusters within patterned regions on GaAs device layers, thus demonstrating guided self-assembly on a substrate which can provide interesting semiconductor device characteristics. Uniform nanometer scale ordering of the clusters is achieved by a chemical self-assembly process, while micron scale patterning is provided by a soft lithographic technique. Scanning tunneling microscope imaging and current–voltage spectroscopy indicate the Au nanoclusters are strongly coupled electronically into the underlying semiconductor substrate while exhibiting only weak electronic coupling in the lateral plane. © 2000 American Institute of Physics. [S0003-6951(00)00329-6]

Self-assembly techniques can realize nanoscale ordering and can replace conventional lithographic techniques, which become expensive and slow when used to define nanoscale features. A number of self-assembly techniques have been reported for fabricating nanoscale assemblies of clusters, quantum dots, and wires.1–6 In order to realize devices and/or circuits with functionalities comparable to conventional integrated circuits, however, it is necessary to break the symmetry of uniform self-assembled networks in controlled ways, e.g., to provide structures which supply gain, nonuniform interconnects, and directionality. Since semiconductor devices can provide the gain essential for regenerative logic functions and directionality, the electronic integration of self-assembled networks of nanoscale elements with semiconductor device structures is of particular interest. An architectural configuration using such an approach has been described using cells consisting of two-dimensional networks of nanoscale metallic nodes on active semiconductor mesas with well-defined local intercell connections.7 It therefore would be interesting to combine nanoscale self-assembly ordering of metal clusters on a semiconductor substrate with a procedure which can impose a desired larger-scale pattern to form cells and interconnections. Approaches for using molecular tether layers8 and regions patterned by photoresist9,10 to deposit individual nanoclusters on solid surfaces have been reported. However, the studies reported to date have not realized well ordered structures such as close-packed monolayer arrays of nanoclusters and strong electronic coupling between the nanoclusters and a semiconductor substrate.

In this paper we describe a guided self-assembly approach, which can realize structures consisting of close-packed monolayer arrays of gold nanoclusters (\(\sim 5\) nm in diameter) selectively deposited in patterned regions on a GaAs semiconductor surface with strong electronic coupling between the nanoclusters and the semiconductor substrate. In order to achieve well-ordered nanoscale arrays within micrometre regions of arbitrary pattern and strong electronic coupling to the substrate, we have employed a resistless lithography procedure involving deposition of an organic tether molecule on a chemically stable semiconductor surface layer. The method involves (i) the deposition of a monolayer of an organic tether molecule in pre-defined regions on the semiconductor substrate, (ii) the transfer of a large-area close-packed array of alkanethiol encapsulated Au nanoclusters onto the substrate, and (iii) a solvent rinse to remove nanoclusters in regions not coated with the tether molecule.

The GaAs device layers used for this study, grown by molecular beam epitaxy on a GaAs(100) substrate, are illustrated in Fig. 1. The top layer is Be-doped low-temperature grown GaAs (LTG:GaAs),11 which provides a more chemically stable surface (with respect to stoichiometric GaAs), thereby allowing the formation of a relatively stable organic monolayer.12 A monolayer of xylyl dithiol (HS–CH₂–C₆H₄–CH₂–SH, denoted as XYL) is deposited in

---

*Electronic mail: jialiu@ecn.purdue.edu

bPresent address: Department of Electrical Engineering, Yale University, New Haven, CT 06520.

cAuthor to whom all correspondence should be addressed.
photoresist based techniques \(^9,10\) are not suitable for the electron microscopy and imaging the array in a transmission electron microscope. A scanning electron micrograph of a hexagonal close-packed monolayer array of Au nanoclusters transferred from a water surface to a carbon TEM grid. The inset is a 100×100 nm enlarged view of this cluster array.

The nanometer scale ordering of the clusters within the regions coated with XYL and the electronic coupling between the clusters and the GaAs surface are investigated using an ultrahigh vacuum (UHV) scanning tunneling microscope (STM). Well-ordered hexagonal close-packed arrays are observed [Fig. 3(b)], with a center-to-center distance between clusters of 7.9±0.6 nm. The well-defined, stable STM images verify that an ordered array is transferred to the LTG:GaAs surface and that the clusters are well tethered mechanically to the surface. Although the limited scan size of the high resolution STM (≈0.1 μm) and the lack of a means to controllably move the stage in micron scale steps prevent simultaneous observation of the nanometer scale cluster ordering and the lithographically defined micron scale pattern, STM scans at various locations are consistent with the interpretation that a well-ordered, dense array is selectively deposited in the XYL-coated regions. In scans at arbitrary positions on the sample surface, either a close-packed array of clusters or no evidence of any clusters or cluster arrays is observed.

The measured STM current–voltage relationships shown in Fig. 4 indicate that strong electronic coupling can be obtained between the Au clusters and the doped GaAs, provided that an appropriate semiconductor structure is used. The solid curve in Fig. 4 is taken over a cluster in a patterned array sample with the semiconductor structure shown in Fig. 1. Since the Be-doped LTG:GaAs layer is relatively thick (100 nm), the cluster-to-semiconductor resistance is domi-
nated by the bulk resistivity of this layer (approximately 10$\,\Omega\,cm$). A specific contact resistance, $\rho_c \approx 1 \times 10^{-4}\,\Omega\,cm^2$, is estimated for this structure, and a substantial fraction of the voltage applied between the tip and the substrate is dropped across the cluster-to-semiconductor interface. Changes in the conductance versus tip bias are expected for this case, since the barrier between the cluster and the semiconductor is changed significantly.

In order to realize a low-resistance cluster-to-semiconductor contact, an unpatterned cluster array was deposited (using the same procedure described previously) onto a XYL-coated GaAs substrate with a 10-nm-thick, Be-doped LTG:GaAs layer, i.e., the structure used in a low-resistance nanocontact. In this case, the combination of the thin LTG:GaAs layer and the $n$++ doped layer results in a thin tunnel barrier between the Au cluster and the doped GaAs layer, and therefore in a low-resistance contact. The specific contact resistance ($\rho_c$) of this structure is estimated to be $\sim 1 \times 10^{-7}\,\Omega\,cm^2$. The measured $I-V$ curve taken over a cluster on this sample (the dashed curve in Fig. 4) shows an enhancement of the low-field conductance and a relatively small conductance change with applied bias, in comparison to the sample with a thick LTG:GaAs layer. Two factors contribute to this behavior. First, a smaller fraction of the applied bias is dropped across the cluster-to-semiconductor interface. Second, a quantitative model for this type of contact structure indicates that the conduction is dominated by tunneling via thermionic-field emission, so the $I-V$ curve is approximately linear for cluster-to-semiconductor biases that are modest compared to the barrier height.

The $I-V$ curves obtained for clusters in the transferred arrays are comparable to those obtained for isolated clusters. This observation is consistent with the fact that adjacent clusters within the arrays are separated from each other by dodecanethiol, which results in weak intercluster coupling. If adjacent clusters within the array were linked with a conductive molecule, it is expected that the intercluster resistance could be made comparable to the cluster-to-substrate resistance.

In summary, we have deposited patterned networks of Au nanoclusters ($\sim 5\,nm$ in diameter) on LTG:GaAs semiconductor device layers using a guided self-assembly technique. Well-ordered arrays of the nanoclusters have been observed within regions patterned on the micron scale with a molecular tether (XYL) and strong electronic coupling has been realized between the nanoclusters and the GaAs substrate. The guided self-assembly technique used to fabricate these structures has the potential to provide high-throughput fabrication of structures for future nanoelectronics and other nanoscale applications.

This research was supported by DARPA/Army Research Office under Grant No. DAAH04-96-1-0437, NSF MRSEC program under Grant No. 9400415-G-0144, and AFOSR Grant No. F49620-96-1-0234A. The authors acknowledge Julio Gomez-Herrero, S. Datta, C. P. Kubiak, B. Kasibhatla, and N.-P. Chen for helpful discussions.