Evidence for misfit dislocation-related carrier accumulation at the InAs/GaP heterointerface

V. Gopal, E. P. Kvam, T. P. Chin, and J. M. Woodall

Citation: Applied Physics Letters 72, 2319 (1998); doi: 10.1063/1.121348

View online: http://dx.doi.org/10.1063/1.121348

View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/72/18?ver=pdfcov

Published by the AIP Publishing
Evidence for misfit dislocation-related carrier accumulation at the InAs/GaP heterointerface

V. Gopal and E. P. Kvam
School of Materials Engineering and NSF-MRSEC for Technology Enabling Heterostructure Materials,
Purdue University, West Lafayette, Indiana 47907

T. P. Chin and J. M. Woodall
School of Electrical and Computer Engineering and NSF-MRSEC for Technology Enabling Heterostructure
Materials, Purdue University, West Lafayette, Indiana 47907

(Received 12 November 1997; accepted for publication 20 February 1998)

The electrical properties of the mismatched interface between InAs and GaP have been investigated. High-resolution transmission electron microscopy images show the presence of strain relieving, 90° misfit dislocations at this interface. Hall measurements and electrochemical capacitance–voltage profiling indicate the presence of a high-density sheet of carriers (electrons and holes) at the interface. A linkage is drawn between interfacial carriers and misfit dislocations. A model based on Fermi-level pinning in InAs at the interface by misfit dislocations is proposed to account for the observed electrical behavior. © 1998 American Institute of Physics. [S0003-6951(98)04016-9]

The growth of epitaxial layers on lattice-mismatched substrates is a topic that has attracted considerable research interest. The modes of epilayer growth and the associated strain relief through the formation of interfacial misfit dislocations have been studied for a variety of semiconductor systems. Most of the attention has been focused on avoiding high interfacial and threading dislocation densities, as these defects are known to adversely affect device performance.\(^1,2\)

Comparatively few studies have been carried out on the electrical activity of misfit dislocations in III–V heteroepitaxial systems. Similarly, electrical properties of mismatched interfaces have not been well characterized.

In the present study, we have investigated the direct growth of InAs on (001) GaP substrates. This system displays unique properties due to the high mismatch in lattice parameter (11%) as well as the large difference in band gap (InAs: 0.36 eV; GaP: 2.26 eV). The strain due to lattice mismatch is relieved by the formation of a regularly spaced (~4 nm) array of (predominantly) 90° pure-edge misfit dislocations at the InAs/GaP interface.\(^3\)

The large band offset between InAs and GaP creates a large confining potential at the interface, which ensures that the heterojunction is depleted of carriers.

InAs was grown on (001) GaP by solid-source molecular beam epitaxy (MBE) using a Varian GEN-II MBE system. Commercially obtained (001) GaP substrates were thermally cleaned in the growth chamber under a \(P_2\) over pressure. A 100 nm GaP buffer layer was grown followed by the growth of a 20 period superlattice consisting of 5 nm alternating layers of GaP and AlP in order to prevent the outdiffusion of sulfur from the substrate. Finally, a 200 nm buffer layer of \(p\)-GaP (\(3 \times 10^{16} \text{ cm}^{-3}\)) was grown.

An undoped InAs epilayer was grown at 350°C. The first few monolayers of InAs were grown under low V/III beam flux ratios to promote a smoother interface. Reflection high-energy electron diffraction was used to monitor surface morphology and growth rates during the deposition. Finally, a 5 nm capping layer of undoped \(\text{In}_{0.8}\text{Al}_{0.2}\text{As}\) was grown above the InAs layer. Samples with varying thickness of InAs in the range of 5–30 nm were grown in this manner.

The electrical behavior of the InAs layer and the InAs/GaP heterointerface was examined, with emphasis on understanding electrical activity of the misfit dislocations at the interface. Lateral conductivity and depth carrier profiling were employed to characterize the InAs layer. The interface structure was investigated using high-resolution cross-sectional transmission electron microscopy (HRTEM). A model based on Fermi-level pinning at the interface by misfit dislocations is postulated to explain our observations.

Cross-sectional TEM studies were performed using a JEOL 2000 FX microscope with a beam energy of 200 keV. The samples examined maintained an epitaxial relationship between InAs and GaP in all cases. Figure 1 shows a HRTEM micrograph of the InAs/GaP heterointerface. A regularly spaced array of predominantly 90° misfit dislocations oriented along \(\langle 110 \rangle\) direction is clearly visible at the interface. The portions of the interface between the dislocations appears to be atomically smooth and free of distortions. Thus, HRTEM shows that the main structural defects at the interface are 90° misfit dislocations.

Hall-effect measurements were performed at room tem-

FIG. 1. HRTEM micrograph of an InAs epilayer grown on GaP displaying an interface with a regularly spaced array of 90° misfit dislocations (arrowed).

1Electronic mail: gopal@ecn.purdue.edu
Table I. Sheet carrier concentration and Hall mobility data for InAs epilayers of varying thickness grown on GaP at room temperature and liquid-nitrogen temperature.

<table>
<thead>
<tr>
<th>Sample No.</th>
<th>InAs Thickness (nm)</th>
<th>Sheet density (cm⁻²)</th>
<th>Hall mobility (cm²/V s)</th>
<th>Sheet density (cm⁻²)</th>
<th>Hall mobility (cm²/V s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5</td>
<td>1.5 × 10¹³</td>
<td>40</td>
<td>1.5 × 10¹³</td>
<td>25</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>1.2 × 10¹³</td>
<td>500</td>
<td>1.0 × 10¹³</td>
<td>360</td>
</tr>
<tr>
<td>3</td>
<td>15</td>
<td>0.75 × 10¹³</td>
<td>335</td>
<td>0.75 × 10¹³</td>
<td>310</td>
</tr>
<tr>
<td>4</td>
<td>20</td>
<td>1.0 × 10¹³</td>
<td>460</td>
<td>0.9 × 10¹³</td>
<td>430</td>
</tr>
<tr>
<td>5</td>
<td>30</td>
<td>0.7 × 10¹³</td>
<td>795</td>
<td>0.6 × 10¹³</td>
<td>730</td>
</tr>
</tbody>
</table>

Carrier concentration and Hall mobility data for InAs epilayers of varying thickness grown on GaP at room temperature and liquid-nitrogen temperature.

Figure 2. Electrochemical capacitance–voltage profile of carrier concentration vs depth for the (undoped) InAs/p-GaP heterostructure.

Figure 3. (a) ADEPT simulation of an “ideal” InAs/GaP heterostructure. (b) ADEPT simulation of the InAs/GaP heterostructure with a sheet of electronic charge at the interface. Note that the Fermi level is pinned in the conduction band at the interface.

We propose an explanation of these results on the basis of the following simple model. A linkage is drawn between the existence of sheet charge and the presence of misfit dislocations at the heterointerface. Carrier generation apparently occurs in this system at the heterointerface. The most likely agent for generation is the network of misfit dislocations. Free surfaces and defects are known to pin the Fermi level in InAs, thus making the semiconductor degenerate. Here, the misfit dislocations are proposed to pin the Fermi level at the interface in the conduction band, and thus, give rise to a sheet of electronic charge.

To test these hypotheses in terms of an energy-band model, simulations of InAs/GaP were created using the simulator ADEPT. Figure 3(a) shows the simulated band diagram for the “ideal” n⁻⁻ InAs/p⁻⁻ GaP interface. Undoped InAs, being a narrow-gap semiconductor, is expected to be n⁻ due to thermal carrier generation. The Fermi level of the InAs at the interface is seen to be at midgap. The band bending displayed here indicates that the interface must be depleted of charge and rectifying in nature. Figure 3(b) shows the simulated band diagram with a high-density (10¹³ cm⁻²) sheet of electrons inserted at the interface. The Fermi level at the interface is now pinned 0.2 eV above the conduction-band edge and the band diagram shows a narrow potential well in the InAs, which can act as a two-dimensional electron gas (2DEG) confining carriers near the interface.

Thus, it appears that the effect of the array of misfit dislocations is to generate electrons, which are then confined in a 2DEG near the interface. These carriers would be ex-
pected to be strongly scattered by the dislocation network, which results in the low mobility values. As the temperature is decreased, the confinement of the carriers would be even stronger, i.e., the mobility would decrease with decreasing temperature, the opposite of the normally expected $\mu$-$T$ relationship. This is consistent with the observations made of this system. Ideal electron mobility in InAs is 33 000 cm$^2$/V s. As seen from Table I, however, the measured mobilities are only a small fraction of the ideal value, indicating strong carrier scattering. Further, the mobilities fall slightly at lower temperature, as expected in this model.

From the results and discussion presented here, it is apparent that the InAs/GaP system has unique interfacial properties, which holds promise in device applications. In particular, the misfit dislocations could act as conducting channels for the carriers, akin to the presence of a 2D network of "metallic" wires in a more resistive medium.

To conclude, we have demonstrated the existence of a high-density sheet of electrons at the InAs/GaP heterointerface. A linkage may exist between this sheet of charge and the interfacial misfit dislocations. A simple model to explain carrier generation by misfit dislocations has been proposed, which is consistent with the observed conduction behavior.

The authors are grateful to Dr. A. L. Vassiliev for his help in TEM imaging, E. H. Chen for the MBE, Professor M. S. Lundstrom for helpful discussions regarding the ADEPT simulations, and to Gyles Webster of Bio-Rad Semiconductor Systems for help in C–V profiling. This work was supported by the National Science Foundation—Materials Research Science and Engineering Center for Technology Enabling Heterostructure Materials through NSF Grant No. 9400415-DMR.